

LTC3532

Micropower Synchronous Buck-Boost DC/DC Converter

### FEATURES

- Single Inductor
- Regulated Output with Input Voltages Above, Below or Equal to the Output
- Wide V<sub>IN</sub> Range: 2.4V to 5.5V
- V<sub>OUT</sub> Range: 2.4V to 5.25V
- Up to 500mA Peak Output Current
- Synchronous Rectification: Up to 95% Efficiency
- Manual or Programmable Automatic Burst Mode<sup>®</sup> Operation
- Output Disconnect in Shutdown
- Programmable Oscillator: 300kHz to 2MHz
- Pin Compatible with LTC3440
- Small Thermally Enhanced 10-Lead (3mm × 3mm) DFN and 10-Lead MSOP Packages

### **APPLICATIONS**

- Miniature Hard Disk Drive Power Supply
- MP3 Players
- Handheld Instruments
- Digital Cameras
- Handheld Terminals

### DESCRIPTION

The LTC<sup>®</sup>3532 is a high efficiency, fixed frequency, buckboost DC/DC converter that operates from input voltages above, below or equal to the output voltage. The topology incorporated in the IC provides a continuous transfer function through all operating modes, making the product ideal for single lithium-ion, multicell alkaline or NiMH applications where the output voltage is within the battery voltage range.


The device includes two  $0.36\Omega$  N-channel MOSFET switches and two  $0.42\Omega$  P-channel switches. Switching frequencies up to 2MHz are programmed with an external resistor. Quiescent current is only  $35\mu$ A in Burst Mode operation, maximizing battery life in portable applications. Automatic Burst Mode operation allows the user to program the load current for Burst Mode operation or to control it manually.

Other features include a  $1\mu$ A shutdown, soft-start control, thermal shutdown, and peak current limit. The LTC3532 is available in a low profile (0.75mm) 10-lead (3mm × 3mm) DFN and 10-lead MSOP packages.

LTC and LT are registered trademarks of Linear Technology Corporation. BurstMode is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### **TYPICAL APPLICATION**

Miniature Hard Disk Drive Power Supply






### **ABSOLUTE MAXIMUM RATINGS** (Note 1)

BURST, VIN, VOUT, VC, FB	0.3V to 6V
R <sub>T</sub>	0V to 5V
SHDN/SS	–0.3V to 6V
SW1, SW2	
DC	–0.3V to 6V
Pulsed < 100ns	0.3V to 7V

Operating Temperature Range (Note 2) –40°C to 85°C
Storage Temperature Range
DD–65°C to 125°C
MSOP–65°C to 150°C
Lead Temperature (Soldering,10 sec)
MSOP

### PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{IN} = V_{OUT} = 3.6V$ ,  $R_T = 64.9k$ , unless otherwise specified.

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Input Start-Up Voltage		•		2.3	2.4	V
Input Operating Range		•	2.4		5.5	V
Output Voltage Adjust Range		•	2.4		5.25	V
Feedback Voltage		•	1.19	1.22	1.25	V
Feedback Input Current	V <sub>FB</sub> = 1.22V			1	50	nA
Quiescent Current, Burst Mode Operation	BURST = 0V			35	60	μA
Quiescent Current, Shutdown	$\overline{\text{SHDN}}$ = 0V, Not Including Switch Leakage, V <sub>OUT</sub> = 0V			0.1	1	μA
Quiescent Current, Active	V <sub>C</sub> = 0V, MODE/SYNC = 0V, BURST = V <sub>IN</sub> (Note 3)			600	1000	μA
NMOS Switch Leakage	Switches B and C			0.1	5	μA
PMOS Switch Leakage	Switches A and D			0.1	10	μA
NMOS Switch On Resistance	Switches B and C			0.36		Ω
PMOS Switch On Resistance	Switches A and D			0.42		Ω
Input Current Limit			0.8	1.1	1.45	A
			1			3532f



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>IN</sub> = V<sub>OUT</sub> = 3.6V, R<sub>T</sub> = 64.9k, unless otherwise specified.

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Maximum Duty Cycle	Boost (% Switch C On) Buck (% Switch A On)	•	70 100	88		%
Minimum Duty Cycle		•			0	%
Frequency Accuracy		•	575	740	885	kHz
Burst Threshold (Falling)				0.88		V
Burst Threshold (Rising)			1.12			V
Burst Current Ratio	Ratio of I <sub>OUT</sub> to I <sub>BURST</sub>		8000			
Error Amp AVOL			90			dB
Error Amp Source Current	V <sub>C</sub> = 1.4V		15			μA
Error Amp Sink Current	V <sub>C</sub> = 2V 310			μA		
SHDN/SS Threshold	When IC is Enabled•0.41When EA is at Maximum Boost Duty Cycle2.2		1.5	V V		
SHDN/SS Input Current	$V_{\overline{SHDN}} = 5.5V$	HDN = 5.5V 0.01		1	μA	


Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3532E is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlations with statistical process controls.

Note 3: Current measurements are performed when the outputs are not switching.


Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise specified.




35321

### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise specified.





### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise specified.



### PIN FUNCTIONS

**RT (Pin 1):** Timing Resistor to Program the Oscillator Frequency. The programming range is 300kHz to 2MHz.

$$f(kHz) = \frac{48,000}{R_T(k\Omega)}$$

**BURST (Pin 2):** Used to Set the Automatic Burst Mode Operation Threshold. Place a resistor and capacitor in parallel from this pin to ground. See the Applications Information section for component value selection. For manual control, ground the pin to force Burst Mode operation, connect to  $V_{OUT}$  to force fixed frequency mode.

**SW1 (Pin 3):** Switch Pin Where the Internal Switches A and B are Connected. Connect inductor from SW1 to SW2.

An optional Schottky diode can be connected from SW1 to ground. Minimize trace length to minimize EMI.

**SW2 (Pin 4):** Switch Pin Where the Internal Switches C and D are Connected. For applications with output voltages over 4.3V, a Schottky diode is required from SW2 to  $V_{OUT}$  to ensure SW2 does not exhibit excess voltage.

GND (Pin 5): Signal and Power Ground for the IC.

 $V_{OUT}$  (Pin 6): Output of the Synchronous Rectifier. A filter capacitor is placed from  $V_{OUT}$  to GND.

 $V_{IN}$  (Pin 7): Input Supply Pin. Supplies current to the inductor through SW1 and supplies internal V<sub>CC</sub> for the IC. A ceramic bypass capacitor as close to the V<sub>IN</sub> pin and GND (Pin 5) is required.



### PIN FUNCTIONS

**SHDN/SS (Pin 8):** Combined Soft-Start and Shutdown. Grounding this pin shuts down the IC. Tie to >1.5V to enable the IC and >2.5V to ensure the error amp is not clamped from soft-start. An RC from the shutdown command signal to this pin will provide a soft-start function by limiting the rise time of the V<sub>C</sub> pin.


**FB (Pin 9):** Feedback Pin. Connect resistor divider tap here. The output voltage can be adjusted from 2.5V to 5.25V. The feedback reference is typically 1.22V. Set  $V_{OUT}$  according to the formula:

$$V_{\text{OUT}} = \frac{1.22V \bullet (\text{R1} + \text{R2})}{\text{R2}}$$

**V<sub>C</sub> (Pin10):** Error Amp Output: A frequency compensation network is connected from this pin to the FB pin to compensate the loop. Refer to the Applications Information section for component value selection.

**Exposed Pad (Pin11):** The exposed pad (DFN Package) must be soldered to PCB ground for electrical contact and rated thermal performance.

### **BLOCK DIAGRAM**





The LTC3532 provides high efficiency, low noise power for applications such as portable instrumentation, digital cameras, and MP3 players. The LTC proprietary topology allows input voltages above, below or equal to the output voltage by properly phasing the output switches. The error amp output voltage on V<sub>C</sub> determines the output duty cycle of the switches. Since V<sub>C</sub> is a filtered signal, it provides rejection of frequencies well below the switching frequency. The low R<sub>DS(ON)</sub>, low gate charge synchronous switches provide high frequency pulse width modulation control at high efficiency. Schottky diodes across the synchronous switch D and synchronous switch B are not required, but provide a lower voltage drop during the break-before-make time (typically 15ns). Schottky diodes will improve peak efficiency by typically 1% to 2%. High efficiency is achieved at light loads when Burst Mode operation is entered and the IC's quiescent current drops to a low 35µA.

#### LOW NOISE FIXED FREQUENCY OPERATION

#### Oscillator

The frequency of operation is programmed by an external resistor from  $R_T$  to ground, according to the following equation:

$$f(kHz) = \frac{48,000}{R_T(k\Omega)}$$

#### Error Amp

The error amplifier is a voltage mode amplifier. The loop compensation components are configured around the amplifier (from FB to  $V_C$ ) to obtain stability of the converter. For improved bandwidth, an additional RC feedforward network can be placed across the upper feedback divider resistor. The voltage on SHDN/SS clamps the error amp output,  $V_C$ , to provide a soft-start function.

#### **Internal Current Limit**

There are two different current limit circuits in the LTC3532. They have internally fixed thresholds which vary inversely with  $V_{IN}$ . The first circuit is a high speed peak current limit comparator that will shut off switch A if the current exceeds 1.1A typical. The delay to output of this amplifier is typi-

cally 50ns. A second amplifier will begin to source current into the FB pin to drop the output voltage once the peak input current exceeds 1A typical. This method provides a closed loop means of clamping the input current. During conditions where  $V_{OUT}$  is near ground, such as during a short-circuit or during startup, this threshold is cut in half providing a fold back feature. For this current limit feature to be most effective, the Thevenin resistance from FB to ground should be greater than 100k.

#### **Reverse Current Limit**

During fixed frequency operation, the LTC3532 operates in forced continuous conduction mode. The reverse current limit amplifier monitors the inductor current from the output through switch D. Once the negative inductor current exceeds 340mA typical, the IC will shut off switch D.

#### **4-Switch Control**

Figure 1 shows a simplified diagram of how the four internal switches are connected to the inductor,  $V_{IN}$ ,  $V_{OUT}$  and GND. Figure 2 shows the regions of operation for the LTC3532 as a function of the internal control voltage,  $V_{CI}$ . Depending on the control voltage, the IC will operate in either buck, buck/boost or boost mode. The  $V_{CI}$  voltage is a level shifted voltage from the output of the error amp ( $V_C$ ) (see Figure 5). The four power switches are properly phased so the transfer between operating modes is continuous, smooth and transparent to the user. When  $V_{IN}$  approaches  $V_{OUT}$  the buck/boost region is reached where the conduction time of the 4-switch region is typically 150ns. Referring to Figures 1 and 2, the various regions of operation will now be described.




Figure 1. Simplified Diagram of Output Switches




Figure 2. Switch Control vs Internal Control Voltage,  $V_{\mbox{CI}}$ 

### Buck Region ( $V_{IN} > V_{OUT}$ )

Switch D is always on and switch C is always off during this mode. When the internal control voltage,  $V_{CI}$ , is above voltage V1, output A begins to switch. During the off-time of switch A, synchronous switch B turns on for the remainder of the time. Switches A and B will alternate like a typical synchronous buck regulator. As the control voltage increases, the duty cycle of switch A increases until the maximum duty cycle of the converter in buck mode reaches  $D_{MAX}$  BUCK, given by:

D<sub>MAX\_BUCK</sub> = 100 - D4<sub>SW</sub> %

where  $D4_{SW}$  = duty cycle % of the 4-switch range.

 $D4_{SW} = (150 \text{ ns} \cdot f) \cdot 100 \%$ 

where f = operating frequency, Hz.

Beyond this point the "4-switch," or buck/boost region is reached.

### Buck/Boost or 4-Switch (VIN ~ VOUT)

When the internal control voltage,  $V_{CI}$ , is above voltage V2, switch pair AD remain on for duty cycle  $D_{MAX\_BUCK}$ , and the switch pair AC begins to phase in. As switch pair AC phases in, switch pair BD phases out accordingly. When the  $V_{CI}$  voltage reaches the edge of the buck/boost range, at voltage V3, the AC switch pair completely phase out the BD pair, and the boost phase begins at duty cycle  $D4_{SW}$ . The input voltage,  $V_{IN}$ , where the 4-switch region begins is given by:

$$V_{\rm IN} = \frac{V_{\rm OUT}}{1 - (150 \, \rm ns \, \bullet \, f)}$$

The point at which the 4-switch region ends is given by:

$$V_{IN} = V_{OUT}(1 - D) = V_{OUT}(1 - 150 \text{ns} \bullet f) V$$

#### Boost Region (V<sub>IN</sub> < V<sub>OUT</sub>)

Switch A is always on and switch B is always off during this mode. When the internal control voltage,  $V_{CI}$ , is above voltage V3, switch pair CD will alternately switch to provide a boosted output voltage. This operation is like a synchronous boost regulator. The maximum duty cycle of the converter is limited to 88% typical and is reached when  $V_{CI}$  is above V4.

#### **Burst Mode OPERATION**

Burst Mode operation occurs when the IC delivers energy to the output until it is regulated and then goes into a sleep mode where the outputs are off and the IC is consuming only  $35\mu A$  of quiescent current from V<sub>IN</sub>. In this mode the output ripple has a variable frequency component that depends upon load current, and will typically be about 2% peak-to-peak. Burst Mode operation ripple can be reduced slightly by using more output capacitance (47µF or greater). Another method of reducing Burst Mode operation ripple is to place a small feedforward capacitor across the upper resistor in the  $V_{OUT}$  feedback divider network (as in Type III compensation). During the period where the device is delivering energy to the output, the peak switch current will be equal to 250mA typical and the inductor current will terminate at zero current for each cycle. In this mode the typical maximum average output current is given by:

$$I_{OUT(MAX)BURST} \approx \frac{0.2 \bullet V_{IN}}{V_{OUT} + V_{IN}} A$$






Figure 3. Inductor Charge Cycle During Burst Mode Operation

Note that the peak efficiency during Burst Mode operation is less than the peak efficiency during fixed frequency because the part enters full-time 4-switch mode (when servicing the output) with discontinuous inductor current as illustrated in Figures 3 and 4. During Burst Mode operation, the control loop is nonlinear and cannot utilize the control voltage from the error amp to determine the control mode, therefore full-time 4-switch mode is required to maintain the buck/boost function. The efficiency below 1mA becomes dominated primarily by the quiescent current. The Burst Mode operation efficiency is given by:

$$\mathsf{EFFICIENCY} \cong \frac{\mathsf{n} \bullet \mathsf{I}_{\mathsf{LOAD}}}{35\mu\mathsf{A} + \mathsf{I}_{\mathsf{LOAD}}}$$

where n is typically 88% during Burst Mode operation.

#### Automatic Burst Mode Operation Control

Burst Mode operation can be automatic or manually controlled with a single pin. In automatic mode, the IC will enter Burst Mode operation at light load and return to fixed frequency operation at heavier loads. The load current at which the mode transition occurs is programmed using a single external resistor from the BURST pin to ground, according to the following equations:

Enter Burst Mode Operation:  $I = \frac{10.5V}{R_{BURST}}$ 

Leave Burst Mode Operation: 
$$I = \frac{7V}{R_{BURST}}$$




Figure 4. Inductor Disharge Cycle During Burst Mode Operation

where  $R_{BURST}$  is in  $k\Omega$  and  $I_{BURST}$  is the load transition current in Amps. For automatic operation, a filter capacitor should also be connected from BURST to ground to prevent ripple on BURST from causing the IC to oscillate in and out of Burst Mode operation. The equation for the minimum capacitor value is:

$$C_{\text{BURST(MIN)}} \geq \frac{C_{\text{OUT}} \bullet V_{\text{OUT}}}{60,000V}$$

where  $C_{BURST(MIN)}$  and  $C_{OUT}$  are in  $\mu$ F. In the event that a load transient causes the feedback pin to drop by more than 4% from the regulation value while in Burst Mode operation, the IC will immediately switch to fixed frequency mode and an internal pull-up will be momentarily applied to BURST, rapidly charging the BURST capacitor. This prevents the IC from immediately reentering Burst Mode operation once the output achieves regulation.

#### **Manual Burst Mode Operation**

For manual control of Burst Mode operation, the RC network connected to BURST can be eliminated. To force fixed frequency mode, BURST should be connected to  $V_{OUT}$ . To force Burst Mode operation, BURST should be grounded. When commanding Burst Mode operation manually, the circuit connected to BURST should be able to sink up to 2mA. For optimum transient response with large dynamic loads, the operating mode should be controlled manually by the host. By commanding fixed frequency operation prior to a sudden increase in load, output voltage droop can



be minimized. Note that if the load current applied during forced Burst Mode operation (BURST pin is grounded) exceeds the current that can be supplied, the output voltage will start to droop and the IC will automatically come out of Burst Mode operation and enter fixed frequency mode, raising  $V_{OUT}$ . Once regulation is achieved, the IC will then enter Burst Mode operation once again, and the cycle will repeat, resulting in about 4% output ripple. Note that Burst Mode operation is inhibited during soft-start.

# Burst Mode Operation to Fixed Frequency Transient Response

In Burst Mode operation, the compensation network is not used and  $V_C$  is disconnected from the error amplifier. During long periods of Burst Mode operation, leakage currents in the external components or on the PC board could cause the compensation capacitor to charge (or discharge), which could result in a large output transient when returning to fixed frequency mode of operation, even at the same load current. To prevent this, the LTC3532 incorporates an active clamp circuit that holds the voltage on  $V_C$  at an optimal voltage during Burst Mode operation. This minimizes any output transient when returning to fixed frequency mode operation. For optimum transient response, Type 3 compensation is also recommended to broad band the control loop and roll off past the two pole response of the output LC filter. (See Closing the Feedback Loop.)

#### Soft-Start

The soft-start function is combined with shutdown. When the SHDN/SS pin is brought above 1V typical, the IC is enabled but the EA duty cycle is clamped from V<sub>C</sub>. A detailed diagram of this function is shown in Figure 5. The components  $R_{SS}$  and  $C_{SS}$  provide a slow ramping voltage on SHDN/SS to provide a soft-start function. To ensure that V<sub>C</sub> is not being clamped, SHDN/SS must be raised above 2.4V.




Figure 5. Soft-Start Circuitry



35321

### **APPLICATIONS INFORMATION**




Figure 6. Recommended Component Placement. Traces Carrying High Current are Direct. Trace area at FB and  $V_{C}$  Pins are Kept Low. Lead Length to Battery Should be Kept Short

#### Inductor Selection

The high frequency operation of the LTC3532 allows the use of small surface mount inductors. The inductor ripple current is typically set to 20% to 40% of the maximum inductor current. For a given ripple the inductance terms are given as follows:

$$L_{BOOST} > \frac{V_{IN(MIN)}^{2} \bullet (V_{OUT} - V_{IN(MIN)})}{f \bullet \Delta I_{L} \bullet V_{OUT}^{2}} H$$
$$L_{BUCK} > \frac{V_{OUT} \bullet (V_{IN(MAX)} - V_{OUT})}{f \bullet \Delta I_{L} \bullet V_{IN(MAX)}} H$$

where f = Operating frequency, Hz

 $\Delta IL = Maximum$  allowable inductor ripple current, A

VIN(MIN) = Minimum input voltage

VIN(MAX) = Maximum input voltage

V<sub>OUT</sub> = Output voltage

I<sub>OUT(MAX)</sub> = Maximum output load current

For high efficiency, choose a ferrite inductor with a high frequency core material to reduce core losses. The inductor should have low ESR (equivalent series resistance) to reduce the I2R losses, and must be able to handle the peak inductor current without saturating. Molded chokes or chip inductors usually do not have enough core to support the peak inductor currents in the 1A to 2A region. To minimize radiated noise, use a shielded inductor. See Table 1 for a suggested list of inductor suppliers.

Table 1. Inductor Vendor Information

SUPPLIER	WEB SITE
Coilcraft	www.coilcraft.com
Murata	www.murata.com
Sumida	www.sumida.com
TDK	www.component.tdk.com
ТОКО	www.tokoam.com

#### **Output Capacitor Selection**

The bulk value of the output filter capacitor is set to reduce the ripple due to charge into the capacitor each cycle. The steady state ripple due to charge is given by:

% RIPPLE\_BOOST =  $\frac{I_{OUT(MAX)} \bullet (V_{OUT} - V_{IN(MIN)}) \bullet 100}{C_{OUT} \bullet V_{OUT}^2 \bullet f} \%$ % RIPPLE\_BUCK =  $\frac{I_{OUT(MAX)} \bullet (V_{IN(MAX)} - V_{OUT}) \bullet 100}{C_{OUT}} \%$ 

$$C_{OUT} \bullet V_{IN(MAX)} \bullet V_{OUT} \bullet f$$

where  $C_{OUT}$  = output filter capacitor in Farads and f = switching frequency in Hz.

The output capacitance is usually many times larger than the minimum value in order to handle the transient response requirements of the converter. As a rule of thumb, the ratio of the operating frequency to the unity-gain bandwidth of the converter is the amount the output capacitance will have to increase from the above calculations in order to maintain the desired transient response.

The other component of ripple is due to the ESR (equivalent series resistance) of the output capacitor. Low ESR capacitors should be used to minimize output voltage ripple. For surface mount applications, Taiyo Yuden or TDK ceramic capacitors, AVX TPS series tantalum capacitors or Sanyo POSCAP are recommended. See Table 2 for contact information.



### **APPLICATIONS INFORMATION**

Table 2. Capacitor Vendor Information

SUPPLIER	WEB SITE
AVX	www.avxcorp.com
Murata	www.murata.com
Sanyo	www.sanyovideo.com
Taiyo Yuden	www.t-yuden.com
TDK	www.component.tdk.com

#### **Input Capacitor Selection**

Since  $V_{IN}$  is the supply voltage for the IC, as well as the input to the power stage of the converter, it is recommended to place at least a 4.7µF, low ESR ceramic bypass capacitor close to the  $V_{IN}$  and GND pins. It is also important to minimize any stray resistance from the converter to the battery or other power source.

#### **Optional Schottky Diodes**

The Schottky diodes across the synchronous switches B and D are not required ( $V_{OUT} < 4.3V$ ), but provide a lower drop during the break-before-make time (typically 15ns) improving efficiency. Use a surface mount Schottky diode such as an MBRM120T3 or equivalent. Do not use ordinary rectifier diodes, since the slow recovery times will compromise efficiency. For applications with an output voltage above 4.3V, a Schottky diode is required from SW2 to V<sub>OUT</sub>.

#### Output Voltage > 4.3V

A Schottky diode from SW2 to  $V_{OUT}$  is required for output voltages over 4.3V. The diode must be located as close to the pins as possible in order to reduce the peak voltage on SW2 due to the parasitic lead and trace inductance.

#### Input Voltage > 4.5V

For applications with input voltages above 4.5V which could exhibit an overload or short-circuit condition, a  $2\Omega/1nF$  series snubber is required between SW1 and GND. A Schottky diode from SW1 to V<sub>IN</sub> should also be added as close to the pins as possible. For the higher input voltages, V<sub>IN</sub> bypassing becomes more critical; therefore, a ceramic bypass capacitor as close to the V<sub>IN</sub> and SGND pins as possible is also required.

#### **Operating Frequency Selection**

Higher operating frequencies allow the use of a smaller inductor and smaller input and output filter capacitors, thus reducing board area and component height. However, higher operating frequencies also increase the IC's total quiescent current due to the gate charge of the four switches, as given by:

Buck:  $I_Q = (0.125 \bullet V_{IN} \bullet f) \text{ mA}$ Boost:  $I_Q = [0.06 \bullet (V_{IN} + V_{OUT}) \bullet f] \text{ mA}$ Buck/Boost:  $I_Q = [f \bullet (0.19 \bullet V_{IN} + 0.06 \bullet V_{OUT})] \text{ mA}$ 

where f = switching frequency in MHz. Therefore frequency selection is a compromise between the optimal efficiency and the smallest solution size.

#### **Closing the Feedback Loop**

The LTC3532 incorporates voltage mode PWM control. The control to output gain varies with operation region (buck, boost, buck/boost), but is usually no greater than 15. The output filter exhibits a double pole response, as given by:

$$f_{FILTER\_POLE} = \frac{1}{2 \bullet \pi \bullet \sqrt{L \bullet C_{OUT}}} Hz$$

(in buck mode)

$$f_{\text{FILTER\_POLE}} = \frac{V_{\text{IN}}}{2 \bullet V_{\text{OUT}} \bullet \pi \bullet \sqrt{L \bullet C_{\text{OUT}}}} \text{Hz}$$

(in boost mode)

where L is in henrys and  $C_{\mbox{OUT}}$  is in farads.

The output filter zero is given by:

$$f_{FILTER\_ZERO} = \frac{1}{2 \bullet \pi \bullet R_{ESR} \bullet C_{OUT}} Hz$$

where  $\mathsf{R}_{\mathsf{ESR}}$  is the equivalent series resistance of the output capacitor.

A troublesome feature in boost mode is the right-half plane zero (RHP), given by:

$$f_{RHPZ} = \frac{V_{IN}^2}{2 \bullet \pi \bullet I_{OUT} \bullet L \bullet V_{OUT}} Hz$$



### **APPLICATIONS INFORMATION**

The loop gain is typically rolled off before the RHP zero frequency.

A simple Type I compensation network can be incorporated to stabilize the loop, but at a cost of reduced bandwidth and slower transient response. To ensure proper phase margin using Type I compensation, the loop must be crossed over a decade before the LC double pole. The unity-gain frequency of the error amplifier with the Type I compensation is given by:

$$f_{UG} = \frac{1}{2 \bullet \pi \bullet R1 \bullet C_{P1}} Hz$$

referring to Figure 7.

Most applications demand an improved transient response to allow a smaller output filter capacitor. To achieve a higher bandwidth, Type III compensation is required, providing two zeros to compensate for the double-pole response of the output filter. Referring to Figure 8, the location of the poles and zeros are given by:

$$f_{\text{POLE1}} \cong \frac{1}{2 \bullet \pi \bullet 32e^3 \bullet \text{R1} \bullet \text{CP1}} \text{Hz}$$

(which is extremely close to DC)

$$f_{ZER01} = \frac{1}{2 \bullet \pi \bullet R_Z \bullet C_{P1}} Hz$$

$$f_{ZER02} = \frac{1}{2 \bullet \pi \bullet R1 \bullet C_{Z1}} Hz$$

$$f_{POLE2} = \frac{1}{2 \bullet \pi \bullet R_Z \bullet C_{P2}} Hz$$

where resistance is in ohms and capacitance is in farads.




Figure 8. Error Amplifier with Type III Compensation





Figure 7. Error Amplifier with Type I Compensation


3532

### **TYPICAL APPLICATIONS**

Three Cell to 3.3V at 300mA Buck-Boost Converter With Manual Burst Mode Operation and Soft-Start




Li-Ion to 5V Boost Converter with Output Disconnect





### PACKAGE DESCRIPTION



**DD** Package 10-Lead Plastic DFN (3mm × 3mm)

NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
- CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS


- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

TYP

(.0197)

BSC

**MS Package 10-Lead Plastic MSOP** (Reference LTC DWG # 05-08-1663)



3. DIMENSION DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.


INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX



MSOP (MS) 0603

### TYPICAL APPLICATION



Low Profile Li-Ion to 3.3V at 300mA Converter with Automatic Burst Mode Operation

### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS		
LTC3440	600mA I <sub>OUT</sub> , 2MHz, Synchronous Buck- Boost DC/DC Converter	$V_{IN}$ : 2.5V to 5.5V, $V_{OUT(RANGE)}$ : 2.5V to 5.5V, $I_Q$ = 25µA, $I_{SD}$ = <1µA, MS10/DFN Package		
LTC3441	1.2A I <sub>OUT</sub> , 1MHz, Synchronous Buck- Boost DC/DC Converter	$V_{\text{IN}}$ : 2.4V to 5.5V, $V_{\text{OUT}(\text{RANGE})}$ : 2.4V to 5.25V, $I_{\text{Q}}$ = 25µA, $I_{\text{SD}}$ = <1µA, DFN Package		
LTC3442	1.2A I <sub>OUT</sub> , 2MHz, Synchronous Buck- Boost DC/DC Converter	$V_{\text{IN}}$ : 2.4V to 5.5V, $V_{\text{OUT}(\text{RANGE})}$ : 2.4V to 5.25V, $I_{\text{Q}}$ = 35µA, $I_{\text{SD}}$ = <1µA, DFN Package		
LTC3443	1.2A I <sub>OUT</sub> , 600kHz, Synchronous Buck- Boost DC/DC Converter	V <sub>IN</sub> : 2.4V to 5.5V, V <sub>OUT(RANGE)</sub> : 2.4V to 5.25V, I <sub>Q</sub> = 28 $\mu$ A, I <sub>SD</sub> = <1 $\mu$ A, MS10 Package		
LTC3444 500mA I <sub>OUT</sub> , 1.5MHz, Synchronous V <sub>IN</sub> : 2 Buck-Boost DC/DC Converter Optimized for WCDMA		$V_{IN}$ : 2.7V to 5.5V, $V_{OUT(RANGE)}$ : 0.5V to 5.25V, $I_{SD}$ = <1 $\mu A,$ 3 $\times$ 3 DFN Package		
LTC3531/LTC3531- 3.3/LTC3531-3	200mA I <sub>OUT</sub> , Synchronous Buck-Boost DC/DC Converters in SOT-23	$V_{IN}$ : 1.8V to 5.5V, $V_{OUT(RANGE)}$ : 2V to 5.25V, $I_Q$ = 16µA, $I_{SD}$ = <1µA, SOT-23 and 3 $\times$ 3 DFN Packages		

